 |
Your search returned 26 records. Click on the hyperlinks to view further details of Titles.. |
|
Magazine Name : Ieee Transactions On Computers
|
Year : 1988 Volume number : 37 Issue: 11 |
Accurate Low-Cost Methods For Performance Evaluation Of Cache Memory Systems
(Article)
Subject:
Cache Memory
,
Performance Evaluation
,
Sampling Techniques
Author:
Janak H.
Patel
Ravishankar K.
Iyer
page:
1325
-
1336
The Distribution Of Waiting Times In Clocked Multistage Interconnection Networks
(Article)
Subject:
Banyan Network
,
Discrete Network Model
,
Interconnection Networks
,
Parallel Processing
Author:
Clyde P.
Kruskal
Alan
Weiss
Marc
Snir
page:
1337
-
1352
Performance Prediction And Calibration For A Class Of Multiprocessors
(Article)
Subject:
Multiprocessors
,
Parallel Algorithms
,
Parallel Architecture
,
Performance Evaluation
Author:
Daniel P.
Siewiorek
Zary
Segall
page:
1353
-
1365
Optimal Chaining In Expression Trees
(Article)
Subject:
Code Generation
,
Dynamic Programming
,
Explicit Pipelining
Author:
David H
Bernstein
Haran
Boral
Ron Y.
Pinter
page:
1366
-
1374
High-Speed Cam-Based Architecture For A Prolog Machine (Asca)
(Article)
Subject:
Content Addressable Memory
,
Hardware Algorithms
,
Logic Programming
,
Performance Evaluation
Author:
Takeshi
Ogura
Jiro
Naganuma
Shin-Ichiro
Yamada
page:
1375
-
1383
Heuristic Algorithms For Task Assignment In Distributed Systems
(Article)
Subject:
Distributed Systems
,
Load Balancing
,
Resource Allocation
,
Scheduling
Author:
Virginia Mary
Lo
page:
1384
-
1397
Interstitial Redundancy: An Area Efficient Fault Tolerance Scheme For Large Area Vlsi Processor Arrays
(Article)
Subject:
Defects
,
Fault Tolerance
,
Reconfiguration
,
Redundancy
Author:
Adit D.
Singh
page:
1398
-
1410
Comparative Analysis Of Different Implementations Of Multiple-Input Signature Analyzers
(Article)
Subject:
Built-In-Test (Bist)
,
Data Compression
,
Finite State
,
Linear Feedback Shift Registers
Author:
Peter C.
Maxwell
page:
1411
-
1414
A Multiple Fault-Tolerant Processor Network Architecture For Pipeline Computing
(Article)
Subject:
Fault Diagnosis
,
Interconnection Networks
,
Linear Arrays
,
Multiple Fault Detection
Author:
Jerzy
Tyszer
page:
1414
-
1418
On The Diagnosability Of Multicomputer Systems With Homogeneous And Incomplete Tests
(Article)
Subject:
Fault Identification Software
,
System-Level Diagnosis
,
Connection Assignment
,
Covered And Uncovered Faults
Author:
Henryk
Krawczyk
Cezary A
Kozlowski
page:
1419
-
1421
A Systolic Array For The Assignment Problem
(Article)
Subject:
Array Processing
,
Combinatorial Optimization
,
Distributed Computing
,
Graph Theory
Author:
Lothar
Thiele
Uwe
Schwiegelshohn
page:
1422
-
1425
Test Pattern Generation For Api Faults In Ram
(Article)
Subject:
Built-In Test Generation
,
Fault Detection
,
Hamiltonian System
,
Pattern Sensitive Faults
Author:
Ad. J.
Van De Goor
Petra
De Jong
page:
1426
-
1428
Broadcast Normalization In Systolic Design
(Article)
Subject:
Systolic Arrary
,
Transitive Closure
,
Broadcast Normalization
,
Enumeration Sort
Author:
Ferng-Ching
Lin
I-Chen
Wu
page:
1428
-
1434
Fault-Tolerant Matrix Triangularizations On Systolic Arrays
(Article)
Subject:
Fault Tolerance
,
Gaussian Elimination
,
Systolic Arrays
,
Lu Decomposition
Author:
Franlin T.
Luk
Haesun
Park
page:
1434
-
1438
Performance Analysis Of Multistage Interconnection Networks With Hierarchical Requesting Model
(Article)
Subject:
Crossbar
,
Memory Bandwidth
,
Multistage Interconnection Network
,
Multiprocessing Systems
Author:
Wen-Tsuen
Chen
Jang-Ping
Sheu
page:
1438
-
1442
Relationship Between P-Valued Majority Functions And P -Valued Threshold Functions
(Article)
Subject:
Intersection Of Majority Functions And Threshold Functions
,
Multiple-Valued Majority Function
,
Multiple-Valued Threshold Function
,
Number Function
Author:
Yoshinori
Yamamoto
page:
1442
-
1445
The Extra Stage Gamma Network
(Article)
Subject:
Fault Tolerance
,
Extra Stage
,
Gamma Network
,
Path Distribution
Author:
Wael
Hegazy
Kyungsook Yoon
Lee
page:
1446
-
1450
The Design Of Totally Self-Checking Tmr Fault-Tolerant Systems
(Article)
Subject:
Fault-Tolerant Systems
,
Primitive Tsc Logic Elements
,
Totally Self-Checking Systems
,
Triple Mudular Redundancy
Author:
Nicolaos
Gaitanis
page:
1450
-
1454
Two-Phase Deadlock Detection Algorithm
(Article)
Subject:
Database Systems
,
Distributed Processing System
,
Operating Systems
,
Deadlock Detection
Author:
A.K.
Datta
A.K.
Elmagarmid
page:
1454
-
1458
Connectivity Of Imase And Itoh Digraphs
(Article)
Subject:
Computer Networks
,
Directed Graphs
,
Fault Tolerance
,
Interconnection Networks
Author:
Nathalie
Homobono
Claudine
Peyrat
page:
1459
-
1461
Binary Decision Tree Test Functions
(Article)
Subject:
Binary Decision Diagram
,
Logic Design
,
Binary Decision Algorithms
,
Binary Decision Trees
Author:
S.
Aborhey
page:
1461
-
1465
Transmission Delays In Hardware Clock Synchronization
(Article)
Subject:
Fault-Tolerant Clock Synchronization
,
Malicious Faults
,
Phase-Locked Clocks
,
Transmission Delays
Author:
Kang G.
Shin
Parameswaran
Ramanathan
page:
1465
-
1467
A New Class Of Fault-Tolerant Static Interconnection Networks
(Article)
Subject:
Balanced Incomplete
,
Block Design
,
Fault Tolerance
,
Performance Evaluation
Author:
David
Skillicorn
page:
1468
-
1470
Carry-Free Addition Of Recoded Binary Signed-Digit Numbers
(Article)
Subject:
Computer Arithmetic
,
Binary Signed-Digit Numbers
,
Number Representation
,
Recoding Algorithm
Author:
Behrooz
Parhami
page:
1470
-
1476
A Distributed Algorithm For Fault Diagnosis In Systems With Soft Failures
(Article)
Subject:
Byzantine Fault Tolerance
,
Distributed Fault-Diagnosis
,
Hard Faults
,
Pmc Model
Author:
Che-Liang
Yang
Cerald M.
Masson
page:
1476
-
1480
On Functional Testing Of Array Processors
(Article)
Subject:
Controllability
,
Fault Coverage
,
Functional Testing
,
Observability
Author:
Donatella
Sciuto
Fabrizio
Lombardi
page:
1480
-
1484
|
|
| | |
